IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: KURIHARA, Hideo et al.

Group Art Unit: 2826

Serial No.: 10/085,023

Examiner: Scott R. Wilson

Filed: March 1, 2002

P.T.O. Confirmation No.: 8810

TWO-BIT SEMICONDUCTOR MEMORY WITH For: ENHANCED CARRIER TRAPPING (AS AMENDED)

AMENDMENT UNDER 37 C.F.R. §1.111

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

September 23, 2003

Sir:

paper.

In response to the Office Action dated May 23, 2003, extended to September 23, 2003 by a one-month Petition for Extension of Time, please amend the above-identified application as follows:

Amendments to Specification are reflected on page 2 of this paper.

Amendments to Claims are reflected in the listing of claims which begins on page 3 of this paper.

Amendments to the Drawings begin on page 9 of this paper and include an replacement sheet of drawings.

An Appendix including amended drawing figures is attached following page 13 of this

U.S. Patent Application Serial No. 10/085,023 Amendment Under 37 C.F.R. §1.111 dated September 23, 2003 Reply to the First Rejection of May 23, 2003

Amendments to the Specification:

In the Title:

Replace the title in its entirety to read as follows:

TWO-BIT SEMICONDUCTOR MEMORY WITH ENHANCED CARRIER TRAPPING